



## 250 mA low-dropout LDO



DFN6 (2 x 2)  
Wettable Flanks



SOT23-5L

Maturity status link

[LDQ40](#)

### Features

- AEC-Q100 grade 1 qualified
  - Operating temperature range:  $-40\text{ °C} < T_J < 150\text{ °C}$
- Input voltage from 3.3 V to 40 V
- Dropout voltage (500 mV typ. at 250 mA load)
- Low ground current (2  $\mu\text{A}$  typ. at no load)
- Output voltage: 1.8 V, 2.5 V, 3.3 V, and 5.0 V and ADJ from 1.2 V to 12 V
- Output voltage tolerance:  $\pm 1.5\%$  overtemperature,  $\pm 0.5\%$  at 25 °C
- 250 mA guaranteed output current
- Power Good for fixed versions
- Logic-controlled electronic shutdown
- Internal current limit
- Short-circuit protection
- Thermal shutdown
- Output active discharge function
- Package options:
  - SOT23-5L, DFN 2x2 6L for industrial applications
  - DFN 2x2 6L WF for automotive grade

### Applications

- EV powertrain
- Always-on battery connected application
- Infotainment and instrument cluster
- ADAS

### Description

The **LDQ40** is a high accuracy voltage regulator, which provides 250 mA of current. It is available in an SOT23 5L, DFN 2x2 6L package, to maximize space saving.

The device is stabilized with a small ceramic capacitor on the output. The low drop, low quiescent current, and short-circuit protection make the **LDQ40** suitable for lowpower battery-operated applications.

An enable logic control function puts the **LDQ40** in shutdown mode allowing a total current consumption lower than 0.3  $\mu\text{A}$ . Thermal protection is also included

# 1 Diagrams

Figure 1. Block diagram fixed version





Figure 2. Block diagram adjustable version



## 2 Pin configuration

Figure 3. Pin connection (top view)




Table 1. Pin description

DFN6 2 x 2	SOT23-5L	Symbol	Description
1	5	$V_{IN}$	Input voltage
2	4	EN	Enable pin logic input: set $V_{EN}$ = high to turn on the device $V_{EN}$ = low to turn off the device Do not leave this pin floating
3	2	GND	Ground
4		PG	Power Good
5	3	ADJ/ $V_{SENSE}$	ADJ: adjust pin on the adjustable version Connect to a resistor divider to set the output voltage $V_{SENSE}$ : output voltage sensing pin on fixed versions Connect to $V_{OUT}$ Allows remote sensing
6	1	$V_{OUT}$	Output voltage
Exp PAD		Exposed pad	Connect to GND

### 3 Typical application circuit

Figure 4. Typical application for fixed version




Figure 5. Typical application for adjustable version




Table 2. Typical application components

Symbol	Value	Description	Note
$C_{IN}$	1 $\mu$ F	Input capacitor	Ceramic type
$C_{OUT}$	From 1 to 200 $\mu$ F	Output capacitor	Ceramic type
ESR	From 5 m $\Omega$ to 5 $\Omega$		
$R_1$	2 M $\Omega$ max	Output voltage side resistor	
$R_2$	2 M $\Omega$ max	Ground side resistor	
$R_{pg}$	1 M $\Omega$ max		

Including component derating.

## 4 Maximum ratings

**Table 3. Absolute maximum ratings**

Symbol	Parameter	Value	Unit
VIN	Input voltage	-0.3to 42	V
VOU <sub>T</sub>	Outputvoltage ADJ version	-0.3to 13	V
VOU <sub>T</sub>	Fixedversion	-0.3to 6	V
VADJ	Adjust voltage	-0.3to 3	V
VEN	Enableinput voltage	-0.3to VIN	V
VPG		13	V
IOUT	Output current (1)	Internally limited (see ISC in Table 6)	A
TSTG	Storage <sub>t</sub> temperature range	-40to 150	°C
TJOP	Operating <sub>j</sub> unction temperature range	-40to 150	°C

1. RthJA for DFN6 based on a 4-layer JEDEC PCB (2S2P) test board with 2 thermal vias.

**Note:** Stressing the device above the ratings listed in Table 3: absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and operation of the device in these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

**Table 4. Thermal data**

Symbol	Parameter	DFN2x2 6L	SOT23-5L	Unit
RthJA	Thermalresistance junction-ambient (1)	62	180	°C/W

1. FR4 board with using 1 sq-in pad, 1 oz Cu.

**Table 5. ESD performance**

Symbol	Parameter	Test conditions	Value	Unit
ESD	ESDprotection voltage	HBM	2	kV
		CDMon corner pins of DFN WF	750	V
		CDMon inner pins of DFN WF	500	V
		CDMIndustrial packages	500	V

## 5 Electrical characteristics

**Table 6.**  $V_{IN} = V_{OUT(NOM)} + 0.8\text{ V}$  or  $3.3\text{ V}$  (whichever is greater);  $I_{OUT} = 1\text{ mA}$ ;  $C_{IN} = 4.7\text{ }\mu\text{F}$ ,  $C_{OUT} = 10\text{ }\mu\text{F}$ ;  $V_{EN} = V_{IN}$ ; typical values are at  $T_J = 25\text{ }^\circ\text{C}$ ; min/max values are at  $-40\text{ }^\circ\text{C} \leq T_J \leq 150\text{ }^\circ\text{C}$ , unless otherwise specified.

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{IN}$	Operating input voltage		$V_{OUT} + V_{DROP}$		40	V
$V_{IN(UVLO)}$	Undervoltage lockout	Rising edge		2.55	2.65	V
		Hysteresis		0.2		
$V_{REF}$	Reference voltage for adjustable devices	$T_J = 25\text{ }^\circ\text{C}$		1.2		V
$V_{OUT}$	Output voltage accuracy	All versions, $T_J = 25\text{ }^\circ\text{C}$	-0.5		+0.5	%
		$V_{OUT(NOM)} + 1\text{ V} \leq V_{IN} \leq 18\text{ V}$ ; Fixed versions $I_{OUT} = 1\text{ mA}$ to $250\text{ mA}$ ; $-40\text{ }^\circ\text{C} \leq T_J \leq 125\text{ }^\circ\text{C}$	-1.5		+1.5	
		$V_{OUT(NOM)} + 1\text{ V} \leq V_{IN} \leq 18\text{ V}$ ; Adjustable version $I_{OUT} = 1\text{ mA}$ to $250\text{ mA}$ ; $-40\text{ }^\circ\text{C} \leq T_J \leq 125\text{ }^\circ\text{C}$	-2.0		2.0	%
$\Delta V_{OUT-IN}$	$V_{IN}$ Static regulation	$V_{OUT(NOM)} + 1\text{ V} \leq V_{IN} \leq 18\text{ V}$		0.01	0.05	%/V
$\Delta V_{OUT-LOAD}$	Static load regulation	$I_{OUT} = 1\text{ mA}$ to $250\text{ mA}$		2.0	3.0	mV
$V_{DROP}$	Dropout voltage	$I_{OUT} = 250\text{ mA}$		500	1000	mV
$I_{LIM}$	Output current limit	$V_{OUT} = 90\% V_{OUT(NOM)}$	350	500	1000	mA
$I_{SC}$	Short-circuit protection	$V_{OUT} = 0.4\text{ V}$	65	150	250	mA
$I_{ADJ}$	ADJ pin operating current			0.1	0.5	$\mu\text{A}$
$I_Q$	Quiescent current during regulation	$V_{IN}$ from 2.5 V to 40 V no load		2	5	$\mu\text{A}$
		10 mA		15		
		100 mA		90		
		250 mA		200	500	
$I_{Q\_OFF}$	Standby current	$V_{IN} = 14\text{ V}$		0.3	1	$\mu\text{A}$
$V_{EN}$	Enable input logic low	$V_{IN}$ up to 40 V			0.7	V
	Enable input logic high	$V_{IN}$ up to 40 V	2.0			
$I_{EN}$	Enable pin input current	$V_{EN}$ from 2 V to 40 V		0.01	0.1	$\mu\text{A}$
$V_{PG\_OK}$	Power Good output threshold, rising <sup>(1)</sup>		93		98	% $V_{OUT}$
$V_{PG\_NOK}$	Power Good output threshold, falling <sup>(1)</sup>		86		95	
$V_{pg\_hy}$	Power Good hysteresis		30	70		mV
$V_{PG\_L}$	Power Good output voltage low	$I_{SINK\_MAX} = 6\text{ mA}$ , open drain output			0.4	V

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$T_{ON}$	Turn on time	From assertion of $V_{EN}$ to $V_{OUT} = 98\%$ $V_{OUT(NOM)} \cdot V_{OUT(NOM)} = 1.0\text{ V}$		500		$\mu\text{s}$
$SVR_I$	$V_{IN}$ supply voltage rejection (adj version)	$V_{IN} = V_{OUT(NOM)} + 0.8\text{ V} \pm V_{RIPPLE}$ $V_{RIPPLE} = 0.2\text{ V}$ ; freq = 1 kHz; $I_{OUT} = 10\text{ mA}$ ; $V_{OUT(NOM)} = 2.5\text{ V}$		60		dB
$SVR_B$	$V_{BIAS}$ supply voltage rejection (fixed version)	$V_{BIAS} = 3.0\text{ V} \pm V_{RIPPLE}$ $V_{RIPPLE} = 0.2\text{ V}$ ; freq = 1 kHz; $V_{IN} = V_{OUT(NOM)} + 1\text{ V}$ ; $I_{OUT} = 10\text{ mA}$ ; $V_{OUT(NOM)} = 2.5\text{ V}$		55		dB
$e_{N-ADJ}$	Output noise voltage (adj version)	$V_{IN} = V_{OUT(NOM)} + 1\text{ V}$ ; $V_{OUT(NOM)} = 1.2\text{ V}$ ; 10 Hz to 100 kHz, $I_{OUT} = 1\text{ mA}$		50		$\mu\text{V}_{RMS}$
$e_{N-FIX}$	Output noise voltage (fixed version)	$V_{IN} = V_{OUT(NOM)} + 1\text{ V}$ ; $V_{OUT(NOM)} = 2.5\text{ V}$ ; 10 Hz to 100 kHz, $I_{OUT} = 1\text{ mA}$		90		$\mu\text{V}_{RMS}$
$R_{ON}$	Output voltage discharge MOSFET			70		$\Omega$
$T_{SHDN}$	Thermal shutdown			170		$^{\circ}\text{C}$
	Hysteresis			20		

1. The Power Good threshold is calculated as the percentage of the measured  $V_{OUT}$ .

## 6 Application information

### 6.1 $V_{IN}$ pin voltage requirements

The LDQ40 is a low-dropout linear voltage regulator equipped with a low-RDS-(on) P-channel MOSFET used as a pass-element. The device's internal circuits are able to start with an input voltage as low as 3.3 V.

### 6.2 Output voltage

The LDQ40 is available in fixed and adjustable output voltage versions. The latter option is usually chosen when the output voltage has to be set to non-standard values. In the adjustable version, the output voltage can be set from 1.2 V up to 12 V, by connecting a resistor divider between the ADJ pin and the output.

### 6.3 Output discharge function

The LDQ40 embeds an open drain that allows the output capacitor to discharge, with about 75 Ohm, when the enable pin goes to zero.

### 6.4 Short-circuit and current limitation

The LDQ40 is protected against short-circuits on the output. The load current is limited to the maximum value of  $I_{LIM}$  when  $V_{OUT}$  is equal to 90% of its nominal value. When the output voltage drops below 0.4 V, the output current is limited to the short-circuit value.


### 6.5 Thermal protection

Thermal protection acts when the junction temperature reaches 170 °C typical. At this point, the output of the IC shuts down. As soon as the junction temperature falls below the thermal hysteresis value, the device starts working again.

In order to calculate the maximum power that the device can dissipate, keeping the junction temperature below the maximum operating value, the following formula is used:

$$P_{DMAX} = (150 - T_{AMB}) / R_{thJA} \quad (1)$$

**Figure 6. Derating curve**



### 6.6 Input and output capacitors

The LDQ40 requires external capacitors to assure the regulator control loop stability.

Any good quality ceramic capacitor can be used, however, the X5R and the X7R are suggested since they guarantee a very stable combination of capacitance and ESR overtemperature.



It is recommended that the input/output capacitors are located as close as possible to the relative pins. The LDQ40 requires a  $V_{IN}$  capacitor with a minimum value of 1  $\mu$ F minimum.

The control loop is designed to be stable with any good quality output ceramic capacitor (such as X5R/X7R types) with a minimum value of 1.0  $\mu$ F and equivalent series resistance in the [5 m $\Omega$  – 10  $\Omega$ ] range. It is important to highlight that the output capacitor must maintain its capacitance and ESR in the stable region over the full operating temperature and load and input voltage ranges, to assure stability. Therefore, capacitance and ESR variations must be taken into account in the design phase to ensure the device works in the expected stability region.


## 6.7 Power Good output

The LDQ40 features a Power Good open drain output. The pin is high-Z when the output voltage is within the valid range or when the device is disabled (EN = LOW). The pin is pulled low when the output voltage is below the minimum PG threshold (see  $V_{PG\_OK}$   $V_{PG\_NOK}$  parameters).


## 7 Typical performance characteristics

$C_{IN} = 4.7 \mu\text{F}$ ;  $C_{OUT} = 10 \mu\text{F}$ .


**Figure 7. Output voltage vs. temperature**




**Figure 8. Output voltage vs. temperature**




**Figure 9. Static load vs. temperature**




**Figure 10. Line regulation**











**Figure 11. Output current limit vs. temperature**




**Figure 12. Quiescent current vs.  $V_{IN}$**




**Figure 13. Quiescent current vs. output current**

**Figure 14. Quiescent current vs. temperature**

**Figure 15. Dropout voltage vs. temperature**

**Figure 16. Standby current vs. input voltage**

**Figure 17. Output noise voltage**

**Figure 18.  $V_{IN}$  supply voltage rejection vs. frequency**


**Figure 19. Short-circuit current vs. temperature**

**Figure 20. Enable threshold vs. temperature**

**Figure 21. Load transient**


VIN = VEN = 2.65 V, ADJ = VOUT, IOOUT from 100  $\mu$ A to 250 mA, tr = tf = 10  $\mu$ s


**Figure 22. Load transient**

VIN = VEN = 2.65 V, ADJ = VOUT, IOOUT from 10 mA to 250 mA, tr = tf = 5  $\mu$ s


**Figure 23. Line transient**

VIN = VEN = 2.65 V to 10 V, tr = tf = 1  $\mu$ s, ADJ = VOUT, Iout = 1 mA



## 8 Package information

To meet environmental requirements, ST offers these devices in different grades of **ECOPACK** packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: [www.st.com](http://www.st.com). ECOPACK is an ST trademark.

### 8.1 DFN6 (2 x 2) package information

Figure 24. DFN6 (2 x 2) package outline





Table 7. DFN6 (2 x 2) mechanical data


Dim.	mm		
	Min.	Typ.	Max.
A	0.70	0.75	0.80
A1	0.00		0.05
A3	0.200 REF		
b	0.25	0.30	0.35
D	1.95	2.00	2.05
D1	1.50	1.60	1.70
e	0.65 BSC		
e2	0.25 REF		
E	1.95	2.00	2.05
E1	0.90	1.00	1.10
K		0.25	
L	0.15	0.25	0.35

Figure 25. DFN6 (2 x 2) recommended footprint



## 8.2 DFN6 (2 x 2) wettable flanks package information

Figure 26. DFN6 (2 x 2) wettable flanks package outline




**Table 8. DFN6 (2 x 2) wettable flanks mechanical data**

Dim.	mm		
	Min.	Typ.	Max.
A	0.70	0.75	0.80
A1	0.00		0.05
b	0.25	0.30	0.35
D	1.95	2.00	2.05
D2	1.50	1.60	1.70
e	0.65 BSC		
E	1.95	2.00	2.05
E2	0.80	0.90	1.00
L	0.20	0.30	0.40
K	0.25 BSC		
aaa	0.10		
bbb	0.10		
ccc	0.10		
ddd	0.10		




Figure 27. DFN6 (2 x 2) wettable flanks recommended footprint



### 8.3 DFN6 WF 2D marking information

Figure 28. DFN6 WF 2D marking



Spec	UTL
A	0.2 mm
B	0.2 mm
C	1.6x1.6 (+/-0.125) mm.
D	1.6x1.6 (+/-0.125) mm.

### 8.4 SOT23-5L package information

Figure 29. SOT23-5L package outline

Table 9. SOT23-5L mechanical data


Dim.	mm		
	Min.	Typ.	Max.
A			1.25
A1	0.04		0.10
A2	1.00	1.10	1.20
A3	0.60	0.65	0.70
b	0.33		0.41
b1	0.32	0.35	0.38
c	0.15		0.19
c1	0.14	0.15	0.16
D	2.82	2.92	3.02
E	2.60	2.80	3.00
E1	1.50	1.60	1.70
e		0.95 CS	

Dim.	mm		
	Min.	Typ.	Max.
e1	1.90 BSC		
L	0.30		0.60
Ø	0		8°

**Figure 30. SOT23-5L recommended footprint**

## 8.5 DFN6 (2x2 mm) packing information

Figure 31. DFN6 (2x2 mm) tape outline



- NOTES :
1. Date code on flang should be same manufactory month.
  2. width code on flang should be same hub width.
  3. All dimensions in millimeters unless otherwise stated.
  4. Unspecified dimension tolerance should be  $\pm 0.10$  mm.
  5. Must conform to E.I.A. standard

Figure 32. DFN6 (2x2 mm) reel outline




Figure 33. Pin 1 orientation





Figure 34. DFN6 (2x2 mm) cover tape outline



COVER TAPE WIDTH* ( W $\pm 0.1$ )	CARRIER TAPE WIDTH
5.3, 5.4, 5.5	8
9.2, 9.3, 9.5	12
13.3, 13.5	16
21.0, 21.3	24
25.5	32
37.5	44
49.5	56
81.5	88

NOTES

- 1 THICKNESS : 0.041 – 0.055
- 2 STANDARD LENGTH : 300m or 500m
- 3 TENSILE STRENGTH : >5.0kg/mm sq.
- 4 ELONGATION : >75%
- 5 SURFACE RESISTANCE: 1E+4 TO 9.9E+10 ohms.  
SURFACE RESISTIVITY: 1E+5 TO 9.9E+11 ohms/sq.
- 6 PEEL STRENGTH CONFORMS TO EIA SPEC: 20 TO 80g
- 7 RECOMMENDED SHELF LIFE : 2 YEARS  
FROM MANUFACTURING DATE
- 8 LUMINOUS TRANSMITTANCE : 87.8%
- 9 HAZE : 28%
- \*10 OTHER COVER TAPE WIDTH REFER TO WI4.08-04.

## 9 Ordering information

**Table 10. Order codes**

Order code	Package	V <sub>OUT</sub>	Marking
LDQ40PURY	DFN6 2x2 wettable flanks	ADJ	see 2D code
LDQ40PU18RY		1.8	
LDQ40PU25RY		2.5	
LDQ40PU33RY		3.3	
LDQ40PU50RY		5.0	
LDQ40PUR	DFN6 2x2	ADJ	AD
LDQ40PU33R		3.3	Q4B
LDQ40M33R	SOT23 5L	3.3	

## Revision history

**Table 11. Document revision history**

Date	Revision	Changes
24-Oct-2023	1	Initial release.
13-Dec-2023	2	Minor text changes.
28-Feb-2025	3	Updated footnote in <a href="#">Table 3</a> .



## Contents

<b>1</b>	<b>Diagrams</b> .....	<b>2</b>
<b>2</b>	<b>Pin configuration</b> .....	<b>3</b>
<b>3</b>	<b>Typical application circuit</b> .....	<b>4</b>
<b>4</b>	<b>Maximum ratings</b> .....	<b>5</b>
<b>5</b>	<b>Electrical characteristics</b> .....	<b>6</b>
<b>6</b>	<b>Application information</b> .....	<b>8</b>
<b>6.1</b>	V <sub>IN</sub> pin voltage requirements .....	8
<b>6.2</b>	Output voltage .....	8
<b>6.3</b>	Output discharge function .....	8
<b>6.4</b>	Short-circuit and current limitation .....	8
<b>6.5</b>	Thermal protection .....	8
<b>6.6</b>	Input and output capacitors .....	8
<b>6.7</b>	Power Good output .....	9
<b>7</b>	<b>Typical performance characteristics</b> .....	<b>10</b>
<b>8</b>	<b>Package information</b> .....	<b>13</b>
<b>8.1</b>	DFN6 (2 x 2) package information .....	13
<b>8.2</b>	DFN6 (2 x 2) wettable flanks package information .....	15
<b>8.3</b>	DFN6 WF 2D marking information .....	18
<b>8.4</b>	SOT23-5L package information .....	18
<b>8.5</b>	DFN6 (2x2 mm) packing information .....	20
<b>9</b>	<b>Ordering information</b> .....	<b>23</b>
	<b>Revision history</b> .....	<b>24</b>

## List of tables

<b>Table 1.</b>	Pin description . . . . .	3
<b>Table 2.</b>	Typical application components . . . . .	4
<b>Table 3.</b>	Absolute maximum ratings . . . . .	5
<b>Table 4.</b>	Thermal data . . . . .	5
<b>Table 5.</b>	ESD performance . . . . .	5
<b>Table 6.</b>	$V_{IN} = V_{OUT(NOM)} + 0.8\text{ V}$ or $3.3\text{ V}$ (whichever is greater); $I_{OUT} = 1\text{ mA}$ ; $C_{IN} = 4.7\text{ }\mu\text{F}$ , $C_{OUT} = 10\text{ }\mu\text{F}$ ; $V_{EN} = V_{IN}$ ; typical values are at $T_J = 25\text{ }^\circ\text{C}$ ; min/max values are at $-40\text{ }^\circ\text{C} \leq T_J \leq 150\text{ }^\circ\text{C}$ , unless otherwise specified. . . . .	6
<b>Table 7.</b>	DFN6 (2 x 2) mechanical data . . . . .	14
<b>Table 8.</b>	DFN6 (2 x 2) wettable flanks mechanical data . . . . .	16
<b>Table 9.</b>	SOT23-5L mechanical data . . . . .	18
<b>Table 10.</b>	Order codes . . . . .	23
<b>Table 11.</b>	Document revision history . . . . .	24

## List of figures

<b>Figure 1.</b>	Block diagram fixed version . . . . .	2
<b>Figure 2.</b>	Block diagram adjustable version . . . . .	2
<b>Figure 3.</b>	Pin connection (top view) . . . . .	3
<b>Figure 4.</b>	Typical application for fixed version . . . . .	4
<b>Figure 5.</b>	Typical application for adjustable version . . . . .	4
<b>Figure 6.</b>	Derating curve . . . . .	8
<b>Figure 7.</b>	Output voltage vs. temperature . . . . .	10
<b>Figure 8.</b>	Output voltage vs. temperature . . . . .	10
<b>Figure 9.</b>	Static load vs. temperature . . . . .	10
<b>Figure 10.</b>	Line regulation . . . . .	10
<b>Figure 11.</b>	Output current limit vs. temperature . . . . .	10
<b>Figure 12.</b>	Quiescent current vs. $V_{IN}$ . . . . .	10
<b>Figure 13.</b>	Quiescent current vs. output current . . . . .	11
<b>Figure 14.</b>	Quiescent current vs. temperature . . . . .	11
<b>Figure 15.</b>	Dropout voltage vs. temperature . . . . .	11
<b>Figure 16.</b>	Standby current vs. input voltage . . . . .	11
<b>Figure 17.</b>	Output noise voltage . . . . .	11
<b>Figure 18.</b>	$V_{IN}$ supply voltage rejection vs. frequency . . . . .	11
<b>Figure 19.</b>	Short-circuit current vs. temperature . . . . .	12
<b>Figure 20.</b>	Enable threshold vs. temperature . . . . .	12
<b>Figure 21.</b>	Load transient . . . . .	12
<b>Figure 22.</b>	Load transient . . . . .	12
<b>Figure 23.</b>	Line transient . . . . .	12
<b>Figure 24.</b>	DFN6 (2 x 2) package outline . . . . .	13
<b>Figure 25.</b>	DFN6 (2 x 2) recommended footprint . . . . .	14
<b>Figure 26.</b>	DFN6 (2 x 2) wettable flanks package outline . . . . .	15
<b>Figure 27.</b>	DFN6 (2 x 2) wettable flanks recommended footprint . . . . .	17
<b>Figure 28.</b>	DFN6 WF 2D marking . . . . .	18
<b>Figure 29.</b>	SOT23-5L package outline . . . . .	18
<b>Figure 30.</b>	SOT23-5L recommended footprint . . . . .	19
<b>Figure 31.</b>	DFN6 (2x2 mm) tape outline . . . . .	20
<b>Figure 32.</b>	DFN6 (2x2 mm) reel outline . . . . .	21
<b>Figure 33.</b>	Pin 1 orientation . . . . .	22
<b>Figure 34.</b>	DFN6 (2x2 mm) cover tape outline . . . . .	22

**IMPORTANT NOTICE – READ CAREFULLY**

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics – All rights reserved