

Sauls Wharf House Crittens Road Great Yarmouth Norfolk NR31 0AG Telephone +44 (0)1493 602602 Email:sales@midasdisplays.com Email:tech@midasdisplays.com www.midasdisplays.com

MDOG064128EY-WMT	64 x 128	x 128 OLED Module				
Specification						
Version: 1		Date: 29/12/2022				
	Revision					
1 2	8/12/2022 Firs	t Issue				

Display F				
Resolution	64 x 128			
Appearance	White on Black	RoHS		
Supply Voltage	3.3V	compliant		
Interface	I ² C/SPI	Created By	Checked By	
Module Size	14.00 x 67.00 x 1.40 mm	TSB	WE	
Operating Temperature	-40°C ~ +70°C	Box Quantity	Weight / Display	
Construction	COG			

* - For full design functionality, please use this specification in conjunction with the SSD7317 display driver specification. (Provided Separately)

Display Accessories				
Part Number	Description	AC		
MDIB-CC1	Interconnect board for standard pitch pinouts to fine pitch wires. Providing pinouts for 2.54 pinout. 1.27, 1, 0.845, 0.8, 0.7, 0.65, 0.62, 0.6, 0.5 & 0.3 pads.			

Optional Variants				
Appearance	Voltage			

MDOG064128EY-WMT Page 1 of 26

1. Basic Specifications


1.1 Display/Touch Specifications

1) Display Mode : Passive Matrix

2) Display Color : Monochrome (White)

3) Drive Duty : 1/64 Duty

4) Touch Mode : 4 In-Cell Keys with 1D Slide + 4 Outside Keys



1.2 Mechanical Specifications

1) Outline Drawing: According to the annexed outline drawing


2) Number of Pixels: 64×128

3) Module Size : $14.00 \times 67.00 \times 1.40$ (mm)

4) Panel Size : $14.00 \times 28.00 \times 1.40$ (mm) including "Polarizer"


5) Active Area : 10.86×21.74 (mm) 6) Pixel Pitch : 0.17×0.17 (mm) 7) Pixel Size : 0.15×0.15 (mm) 8) Weight : 1.16 (g) $\pm 10\%$

1.3 Active Area / Memory Mapping & Pixel Construction



MDOG064128EY-WMT Page 2 of 26

1.4 Mechanical Drawing



MDOG064128EY-WMT Page 3 of 26

1.5 Pin Definition

Pin Number	Symbol	1/0	Function		
Power Suppl	y				
13, 35	VDD	Р	Power Supply for Core Logic This is a voltage supply pin. It must be connected to external source. * The ripple noise on this pin should be suppressed within 100mV.		
5	VCI	Р	Power Supply for Touch Analog Driving This is a voltage supply pin. It must be connected to external source & always be equal to or higher than V _{DD} . Do not share the power with other ICs especially those generating high frequency signals.(ensure a clean power.) * The ripple noise on this pin should be suppressed within 100mV.		
6, 14, 36	VSS	Р	Ground of Logic Circuit This is a ground pin. It also acts as a reference for the logic pins. It must be connected to external ground.		
7, 41	VCC	Р	Power Supply for OEL Panel This is the most positive voltage supply pin of the chip. It must be supplied externally. * The ripple noise on this pin should be suppressed within 200mV in touch period.		
10, 37	VLSS	Р	Ground of Analog Circuit This is the analog ground pin. They should be connected to V _{ss} externally.		
Driver					
39	IREF	Р	Current Reference for Brightness Adjustment This pin is segment current reference pin. A resistor should be connected between this pin and GND.(Set the current at 18.75µA maximum.)		
8, 40	VСОМН	Р	Voltage Output High Level for COM Signal This pin is for the voltage output high level for COM signals. A capacitor should be connected between this pin and GND.		
9, 38	VSL	P	Voltage Output Low Level for SEG Signal This is segment voltage reference pin. When external V_{SL} is not used, this pin should be left open. When external V_{SL} is used, this pin should connect with resistor and diode to ground.		
External IC (Communica	tion			
12	DCDCENI	I	Enable Input Pin for External DC/DC Circuit Control It could connect to V _{DD} to enable external DC/DC circuit control function. It must be connected to external ground if it is not used.		
p e big	DCDCENO	19	Enable Output Pin for External DC/DC Circuit It is used as the external DC/DC circuit enabled/disabled control for low power mode (LPM) application. It should be left open if it is not used.		
15	FR	0	Frame Frequency Triggering Signal This pin will send out RAM write synchronization signal that could be used to identify the driver status. Proper timing between MCU data writing and frame display timing can be achieved to prevent tearing effect. It should be left open if it is not used.		
Interface					
33 34	BS1 BS3	I	Communicating Protocol Select These pins are MCU interface selection input. See the following table: BS3 BS1 Display Touch		
18	RES#	I	Power Reset for Controller and Driver This pin is master reset signal input. When the pin is low, initialization of the chip is executed.		
16	DCS#	I	Chip Select for Display Interface This pin is the chip select input for display interface. The display is enabled for MCU communication only when CS# is pulled low.		

MDOG064128EY-WMT Page 4 of 26

1.5 Pin Definition

Pin Number	Symbol	1/0	Function			
Interface (Co	Interface (Continued)					
20	D/C#	I	Data/Command Control When the pin is pulled high and serial interface mode is selected, the data at SDIN will be interpreted as data. When it is pulled low, the data at SDIN will be transferred to the command register. In I ² C mode, this pin acts as SA0 for slave address selection. For detail relationship to MCU interface signals, please refer to the Timing Characteristics Diagrams.			
25~27	D0~D2	I/O	Serial Data Input/Output and clock for Display When serial interface mode is selected, D2, D1 should be tied together and serves as serial data input: SDIN and D0 is the serial clock input: SCLK; When I2C mode is selected, D2, D1 should be tied together and serve as SDAout, SDAin in application and D0 is the serial clock input, SCL.			
19	TRES#	I	Power Reset for Controller and Driver for Touch Interface This pin is reset signal input of touch interface. When the pin is low, initialization of the chip is executed.			
17	TCS#	I	Chip Select for Touch Interface This pin is the chip select input for touch interface. The touch is enabled for MCU communication only when TCS# is pulled low.			
22~24	TD0~TD2	1/0	Serial Data Input/Output and clock for Touch Interface When serial interface mode is selected, TD2 serves as serial data output: SDOUT, TD1 serves as serial data input: SDIN and TD0 is the serial clock input: SCLK; When I2C mode is selected, TD2, TD1 should be tied together and serve as SDAout, SDAin in application and TD0 is the serial clock input, SCL.			
21	IRQ	О	Interrupt Signal This pin is interrupt signal for touch reporting.			
Outside Toud	ch Keys					
1 2 3 4	RX0 RX1 RX2 RX3	S	Reserved Pin for "1D Slide + 4 Outside Keys" Application It should be left open if it is not used.			
Reserve	Reserve					
DE ²⁸ 51G	N VLL	1A	Reserved Pin Logic low (same voltage level as VSS) for internal connection of input and I/O pins. No need to connect to external ground. This pin should be kept NC.			
29~32	N.C.	-	Reserved Pin This is dummy pin. Do not group or short NC pins together. It must be floated.			

MDOG064128EY-WMT Page 5 of 26

2. Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit	Notes
Supply Voltage for Logic	V_{DD}	-0.3	4.0	V	1, 2
Supply Voltage for Touch driving	V _{CI}	-0.3	4.0	V	1, 2
Supply Voltage for Display	V _{CC}	0	15.0	V	1, 2
Operating Temperature	T _{OP}	-40	70	°C	
Storage Temperature	T _{STG}	-40	85	°C	3
Life Time (250 cd/m²)		5,000	-	hour	4

Note 1: All the above voltages are on the basis of "GND = 0V".

- Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 3. "Optics & Electrical Characteristics". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.
- Note 3: The defined temperature ranges do not include the polarizer. The maximum withstood temperature of the polarizer should be 80°C.
- Note 4: End of lifetime is specified as 50% of initial brightness reached.



DESIGN • MANUFACTURE • SUPPLY

MDOG064128EY-WMT Page 6 of 26

3. Optics & Electrical Characteristics

3.1 Optics Characteristics

Characteristics	Symbol	Conditions	Min	Тур	Max	Unit
Brightness	L _{br}	Note 5	200	250	-	cd/m ²
C.I.E. (White)	(x) (y)	C.I.E. 1931	0.25 0.27	0.29 0.31	0.33 0.35	
Dark Room Contrast	CR		-	>10,000:1	-	
Viewing Angle			-	Free	-	degree

Note 5: Optical measurement taken at $V_{DD} = V_{CI} = 3.3V$, $V_{CC} = 12.0V$. Software configuration follows Section 4.5 Initialization.

3.2 DC Characteristics

Characteristics	Symbol	Conditions	Min	Тур	Max	Unit
Supply Voltage for Logic	V_{DD}		1.65	3.3	3.5	V
Supply Voltage for Touch	V _{CI}		3.0	3.3	3.5	V
Supply Voltage for Display	V _{cc}	Note 6	11.5	12.0	12.5	V
High Level Input	V _{IH}		$0.8 \times V_{DD}$	-	V_{DD}	V
Low Level Input	V_{IL}		0	_	$0.2 \times V_{DD}$	V
High Level Output	V _{OH}	$I_{OUT} = 100 \mu A, 3.3 MHz$	$0.8 \times V_{DD}$	-	V_{DD}	V
Low Level Output	V_{OL}	$I_{OUT} = 100\mu\text{A}, 3.3\text{MHz}$	0		$0.2 \times V_{DD}$	V
Operating Current for $V_{DD} + V_{CI}$	I _{DD+CI}		-	1.6	2.4	mA
		Note 7	_	9.0	11.3	mA
Operating Current for V_{CC}	I_{cc}	Note 8		14.5	18.1	mA
DESIGN • N	MANU	Note 9	-	27.7	34.6	mA
Sleep Mode Current for V _{DD} +V _{CI}	I _{DD+CI, SLEEP}		-	35	55	μΑ
Sleep Mode Current for V _{CC}	I _{CC, SLEEP}		-	2	10	μΑ

Note 6: Brightness (Lbr) and Supply Voltage for Display (Vcc) are subject to the change of the panel characteristics and the customer's request.

Page 7 of 26 MDOG064128EY-WMT

Note 7: $V_{DD}=V_{CI}=3.3V$, $V_{CC}=12.0V$, 30% Display Area Turn on. Note 8: $V_{DD}=V_{CI}=3.3V$, $V_{CC}=12.0V$, 50% Display Area Turn on. Note 9: $V_{DD}=V_{CI}=3.3V$, $V_{CC}=12.0V$, 100% Display Area Turn on.


^{*} Software configuration follows Section 4.5 Initialization.


3.2 AC Characteristics

3.3.1 4-wire SPI Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
t _{cvcle}	Clock Cycle Time	100	-	ns
t _{AS}	Address Setup Time	15	-	ns
t _{AH}	Address Hold Time	15	-	ns
t _{css}	Chip Select Setup Time	20	-	ns
t _{CSH}	Chip Select Hold Time	20	-	ns
t_{DSW}	Write Data Setup Time	15	-	ns
t_{DHW}	Write Data Hold Time	25	-	ns
t_{CLKL}	Clock Low Time	30	-	ns
t _{CLKH}	Clock High Time	30	-	ns
t_R	Rise Time	-	15	ns
t _F	Fall Time	-	15	ns

^{* (} V_{DD} - V_{SS} = 1.65V to 3.5V, T_a = 25°C)






MDOG064128EY-WMT Page 8 of 26

3.3.2 I²C Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
t _{cycle}	Clock Cycle Time	2.5	-	μs
t _{HSTART}	Start Condition Hold Time	0.6	-	μs
	Data Hold Time (for "SDA _{OUT} " Pin)	0		
t _{HD}	Data Hold Time (for "SDA _{IN} " Pin)	300	-	ns
t _{SD}	Data Setup Time	100	-	ns
t _{SSTART}	Start Condition Setup Time (Only relevant for a repeated Start condition)	0.6	-	μs
t _{SSTOP}	Stop Condition Setup Time	0.6	-	μs
t _R	Rise Time for Data and Clock Pin		300	ns
t _F	Fall Time for Data and Clock Pin		300	ns
t _{IDLE}	Idle Time before a New Transmission can Start	1.3	-	μs

^{*} $(V_{DD} - V_{SS} = 1.65V \text{ to } 3.5V, T_a = 25^{\circ}C)$



DESIGN • MANUFACTURE • SUPPLY

MDOG064128EY-WMT Page 9 of 26

4. Functional Specification

4.1 Commands


Refer to the Technical Manual for the SSD7317

4.2 Power down and Power up Sequence

To protect OEL panel and extend the panel life time, the driver IC power up/down routine should include a delay period between high voltage and low voltage power sources during turn on/off. It gives the OEL panel enough time to complete the action of charge and discharge before/after the operation.




- 1. Power up V_{DD} / V_{CI}
- 2. Send Display off command
- 3. Initialization
- 4. Clear Screen
- 5. Power up V_{CC}
- 6. Delay 100ms (When V_{CC} is stable)
- 7. Send Display on command



4.2.2 Power down Sequence:

- 1. Send Display off command
- 2. Power down V_{CC}
- Delay 100ms
 (When V_{CC} is reach 0 and panel is completely discharges)
- 4. Power down V_{DD} / V_{CI}



Display off

Note 9:

- 1) Since an ESD protection circuit is connected between V_{DD} , V_{CI} and V_{CC} inside the driver IC, V_{CC} becomes lower than V_{DD} whenever V_{DD} , V_{CI} are ON and V_{CC} is OFF.
- 2) V_{cc} should be kept float (disable) when it is OFF.
 - 3) Power Pins (V_{DD}, V_{CI}, V_{CC}) can never be pulled to ground under any circumstance.
 - 4) V_{DD} , V_{CI} should not be power down before V_{CC} power down.

4.3 Reset Circuit

When RES# input is low, the chip is initialized with the following status:


- 1. Display is OFF.
- 2. 128×96 Display Mode
- 3. Normal segment and display data column and row address mapping (SEG0 is mapped to address 00h and COM0 mapped to address 00h).
- 4. Shift register data clear in serial interface.
- 5. Display start line is set at display RAM address 0.
- 6. Column address counter is set at 0
- 7. Normal scan direction of the COM outputs
- 8. Contrast control register is set at 7Fh
- 9. Normal display mode (Equivalent to A4h command)

*Touch initialization and firmware should be sent again after reset.

MDOG064128EY-WMT Page 10 of 26


4.4 Application Circuit

4.4.1 Display by 4-wire SPI Interface + Touch by SPI Interface (1D Slide + 4 Outside Keys)




MDOG064128EY-WMT Page 11 of 26

4.4.2 Display by 4-wire SPI Interface + Touch by I²C Interface (1D Slide + 4 Outside Keys)




MDOG064128EY-WMT Page 12 of 26

4.4.3 Display by I²C Interface + Touch by SPI Interface (1D Slide + 4 Outside Keys)



MDOG064128EY-WMT Page 13 of 26

4.4.4 Display by I²C Interface + Touch by I²C Interface (1D Slide + 4 Outside Keys)




MDOG064128EY-WMT Page 14 of 26

4.5 Actual Application Example

Command usage and explanation of an actual example

<Power up Sequence>




If the noise is accidentally occurred at the displaying window during the operation, please reset the display in order to recover the display function.


• Touch Initial Settings Configuration refer to sample code.

MDOG064128EY-WMT Page 15 of 26

<Power down Sequence>



<Entering Low Power Mode>




MDOG064128EY-WMT Page 16 of 26

4.6 Module Stacks Guideline


4.6.1 Stacking by Optical Bonding (Recommendation)

Please contact Midas if you are considering to have thicker cover lens.




4.6.2 Stacking by Air Bonding

Please do not have thicker cover lens.



4.6.3 Module Stacks (Recommendation)


It is recommended to place a fixed non-conductive insulation plane, such as plastic or air gap, under the display and in-between PCB.



MDOG064128EY-WMT Page 17 of 26

4.6.4 Module Stacks on PCB without Insulation

If the module is directly placing on the PCB, there cannot be a conductive material under module. Please make sure there is no copper pour plane or metal trace under module.



MDOG064128EY-WMT Page 18 of 26


4.7 Power Supply Guideline

4.7.1 Power Ripple Noise Suppression

Power	Ripple (Peak to Peak)	Notes
V_{DD}	≤ 100mV	
V_{CI}	≤ 100mV	
V _{cc}	≤ 200mV	In Touch Period

4.7.2 V_{CI} Supply

Do not share the power of V_{CI} with other ICs especially the high frequency signals. Please ensure a clean power input to V_{CI} . For example, using low dropout regulator (LDO) for power step down instead of DC/DC switching regulator.



DESIGN • MANUFACTURE • SUPPLY

MDOG064128EY-WMT Page 19 of 26

5. Reliability

5.1 Contents of Reliability Tests

Item	Conditions	Criteria
High Temperature Operation	70°C, 240 hrs	
Low Temperature Operation	-40°C, 240 hrs	
High Temperature Storage	85°C, 240 hrs	The operational
Low Temperature Storage	-40°C, 240 hrs	functions work.
High Temperature/Humidity Operation	60°C, 90% RH, 120 hrs	
Thermal Shock	-40°C ⇔ 85°C, 24 cycles 60 mins dwell	

^{*} The samples used for the above tests do not include polarizer.

5.2 Failure Check Standard

After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure test at 23±5°C; 55±15% RH.



DESIGN • MANUFACTURE • SUPPLY

MDOG064128EY-WMT Page 20 of 26

^{*} No moisture condensation is observed during tests.

6. Outgoing Quality Control Specifications

6.1 Environment Required

Customer's test & measurement are required to be conducted under the following conditions:

Temperature: $23 \pm 5^{\circ}\text{C}$ Humidity: $55 \pm 15\%$ RH

Fluorescent Lamp: 30W
Distance between the Panel & Lamp: ≥ 50cm
Distance between the Panel & Eyes of the Inspector: ≥ 30cm
Finger glove (or finger cover) must be worn by the inspector.

Inspection table or jig must be anti-electrostatic.

6.2 Sampling Plan

Level II, Normal Inspection, Single Sampling, MIL-STD-105E

6.3 Criteria & Acceptable Quality Level

Partition	AQL	Definition
Major	0.65	Defects in Pattern Check (Display On)
Minor	1.0	Defects in Cosmetic Check (Display Off)

6.3.1 Cosmetic Check (Display Off) in Non-Active Area

	Check Item	Classification	Criteria
			X > 3 mm (Along with Edge) Y > 1 mm (Perpendicular to edge)
D	ESIGN • MANU	JFACT	JRE
	Panel General Chipping	Minor	

MDOG064128EY-WMT Page 21 of 26

6.3.1 Cosmetic Check (Display Off) in Non-Active Area (Continued)

Check Item	Classification	Criteria
Panel Crack	Minor	Any crack is not allowable.
Copper Exposed (Even Pin or Film)	Minor	Not Allowable by Naked Eye Inspection
Film or Trace Damage	Minor	TO W
DISF Terminal Lead Prober Mark DESIGN • MANU	Acceptable	
Glue or Contamination on Pin (Couldn't Be Removed by Alcohol)	Minor	
Ink Marking on Back Side of panel (Exclude on Film)	Acceptable	Ignore for Any

MDOG064128EY-WMT Page 22 of 26


6.3.2 Cosmetic Check (Display Off) in Active Area

It is recommended to execute in clear room environment (class 10k) if actual in necessary.

Check Item	Classification	Crite	eria
Any Dirt & Scratch on Protective Film	Acceptable	Ignore f	or Any
Scratches, Fiber, Line-Shape Defect (On Polarizer)	Minor	$W \le 0.1$ W > 0.1 $L \le 2$ L > 2	Ignore $n \le 1$ $n = 0$
Dirt, Spot-Shape Defect (On Polarizer)	Minor	$\Phi \le 0.1$ $0.1 < \Phi \le 0.25$ $0.25 < \Phi$	Ignore n ≤ 1 n = 0
Dent, Bubbles, White spot (Any Transparent Spot on Polarizer)	Minor	Φ ≤ 0.5 → Ignore if no Influ 0.5 < Φ	uence on Display n = 0
Fingerprint, Flow Mark (On Polarizer)	Minor	Not Allo	owable

* Protective film should not be tear off when cosmetic check.

* Definition of W & L & Φ (Unit: mm): Φ = (a + b) / 2



MDOG064128EY-WMT Page 23 of 26

6.3.3 Pattern Check (Display On) in Active Area

Check Item	Classification	Criteria
No Display	Major	
Missing Line	Major	
Pixel Short	Major	
DISF		
Darker Pixel	Major	
ESIGN • MANU	JEACT	JR.E. John C.
Wrong Display	Major	
Un-uniform	Major	

MDOG064128EY-WMT Page 24 of 26

8. Precautions When Using These OEL Display Modules


8.1 Handling Precautions

- 1) Since the display panel is being made of glass, do not apply mechanical impacts such us dropping from a high position.
- 2) If the display panel is broken by some accident and the internal organic substance leaks out, be careful not to inhale nor lick the organic substance.
- 3) If pressure is applied to the display surface or its neighborhood of the OEL display module, the cell structure may be damaged and be careful not to apply pressure to these sections.
- 4) The surface of the OEL display module is soft and easily scratched. Please be careful when handling the OEL display module.
- 5) When the surface of the OEL display module has soil, clean the surface. It takes advantage of by using following adhesion tape.
 - * Scotch Mending Tape No. 810 or an equivalent

Never try to breathe upon the soiled surface nor wipe the surface using cloth containing solvent such as ethyl alcohol.

Also, pay attention that the following liquid and solvent may spoil the surface becoming cloudy without proper handling:

- * Water
- * Ketone
- * Aromatic Solvents
- 6) Hold OEL display module very carefully when placing OEL display module into the system housing. Do not apply excessive stress or pressure to OEL display module. And, do not over bend the film with electrode pattern layouts. These stresses will influence the display performance. Also, secure sufficient rigidity for the outer cases.



- 7) Do not apply stress to the driver IC and the surrounding molded sections.
- 8) Do not disassemble nor modify the OEL display module.
- 9) Do not apply input signals while the logic power is off.
- 10) Pay sufficient attention to the working environments when handing OEL display modules to prevent occurrence of element breakage accidents by static electricity.
 - * Be sure to make human body grounding when handling OEL display modules.
 - * Be sure to ground tools to use or assembly such as soldering irons.
 - * To suppress generation of static electricity, avoid carrying out assembly work under dry environments.
 - * Protective film is being applied to the surface of the display panel of the OEL display module. Be careful since static electricity may be generated when exfoliating the protective film.
- 11) Protection film is being applied to the surface of the display panel and removes the protection film before assembling it. At this time, if the OEL display module has been stored for a long period of time, residue adhesive material of the protection film may remain on the surface of the display panel after removed of the film. In such case, remove the residue material by the method introduced in the above Section 5).
- 12) If electric current is applied when the OEL display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful to avoid the above.

MDOG064128EY-WMT Page 25 of 26

8.2 Storage Precautions

- 1) When storing OEL display modules, put them in static electricity preventive bags avoiding exposure to direct sun light nor to lights of fluorescent lamps. and, also, avoiding high temperature and high humidity environment or low temperature (less than 0°C) environments. (We recommend you to store these modules in the packaged state when they were shipped from Midas DIsplays.)
 - At that time, be careful not to let water drops adhere to the packages or bags nor let dewing occur with them.
- 2) If electric current is applied when water drops are adhering to the surface of the OEL display module, when the OEL display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful about the above.

8.3 Designing Precautions

- 1) The absolute maximum ratings are the ratings which cannot be exceeded for OEL display module, and if these values are exceeded, panel damage may be happen.
- 2) To prevent occurrence of malfunctioning by noise, pay attention to satisfy the V_{IL} and V_{IH} specifications and, at the same time, to make the signal line cable as short as possible.
- 3) We recommend you to install excess current preventive unit (fuses, etc.) to the power circuit (V_{DD}). (Recommend value: 0.5A)
- 4) Pay sufficient attention to avoid occurrence of mutual noise interference with the neighboring devices
- 5) As for EMI, take necessary measures on the equipment side basically.
- 6) When fastening the OEL display module, fasten the external plastic housing section.
- 7) If power supply to the OEL display module is forcibly shut down by such errors as taking out the main battery while the OEL display panel is in operation, we cannot guarantee the quality of this OEL display module.
- The electric potential to be connected to the rear face of the IC chip should be as follows: SSD7317

 * Connection (contact) to any other potential than the above may lead to rupture of the IC.

8.4 Precautions when disposing of the OEL display modules

1) Request the qualified companies to handle industrial wastes when disposing of the OEL display modules. Or, when burning them, be sure to observe the environmental and hygienic laws and regulations.

DESIGN • MANUFACTURE • SUPPLY

8.5 Other Precautions

- When an OEL display module is operated for a long of time with fixed pattern may remain as an after image or slight contrast deviation may occur.
 Nonetheless, if the operation is interrupted and left unused for a while, normal state can be restored. Also, there will be no problem in the reliability of the module.
- 2) To protect OEL display modules from performance drops by static electricity rapture, etc., do not touch the following sections whenever possible while handling the OEL display modules.
 - * Pins and electrodes
 - * Pattern layouts such as the FPC
- 3) With this OEL display module, the OEL driver is being exposed. Generally speaking, semiconductor elements change their characteristics when light is radiated according to the principle of the solar battery. Consequently, if this OEL driver is exposed to light, malfunctioning may occur.
 - * Design the product and installation method so that the OEL driver may be shielded from light in actual usage.
 - * Design the product and installation method so that the OEL driver may be shielded from light during the inspection processes.
- 4) Although this OEL display module stores the operation state data by the commands and the indication data, when excessive external noise, etc. enters into the module, the internal status may be changed. It therefore is necessary to take appropriate measures to suppress noise generation or to protect from influences of noise on the system design.
- 5) We recommend you to construct its software to make periodical refreshment of the operation statuses (re-setting of the commands and re-transference of the display data) to cope with catastrophic noise.

MDOG064128EY-WMT Page 26 of 26