

October 1987 Revised January 1999

MM74C90 • MM74C93 4-Bit Decade Counter • 4-Bit Binary Counter

General Description

The MM74C90 decade counter and the MM74C93 binary counter and complementary MOS (CMOS) integrated circuits constructed with N- and P-channel enhancement mode transistors. The 4-bit decade counter can reset to zero or preset to nine by applying appropriate logic level on the R $_{01},\,R_{02},\,R_{91}$ and R_{92} inputs. Also, a separate flip-flop on the A-bit enables the user to operate it as a divide-by-2, 5 or 10 frequency counter. The 4-bit binary counter can be reset to zero by applying high logic level on inputs R_{01} and $R_{02},$ and a separate flip-flop on the A-bit enables the user

to operate it as a divide-by-2, -8, or -16 divider. Counting occurs on the negative going edge of the input pulse.

All inputs are protected against static discharge damage.

Features

■ Wide supply voltage range: 3V to 15V■ Guaranteed noise margin: 1V

■ High noise immunity: 0.45 V_{CC} (typ.)

■ Low power compatibility: Fan out of 2 TTL driving 74L


■ The MM74C93 follows the MM74L93 Pinout


Ordering Code:

Order Number	Package Number	Package Description
MM74C90N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
MM74C93N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide


Connection Diagrams


Pin Assignments for DIP





Logic Diagrams





Truth Tables

MM74C90 4-Bit Decade Counter BCD Count Sequence

Count	Output				
	Q_D	Q _C	Q _B	Q_A	
0	L	L	L	L	
1	L	L	L	Н	
2	L	L	Н	L	
3	L	L	Н	Н	
4	L	Н	L	L	
5	L	Н	L	Н	
6	L	Н	Н	L	
7	L	Н	Н	Н	
8	Н	L	L	L	
9	Н	L	L	Н	

Output \mathbf{Q}_A is connected to Input B for BCD count. $\mathbf{H} = \mathbf{H} \mathbf{IGH}$ Level $\mathbf{L} = \mathbf{LOW}$ Level $\mathbf{X} = \mathbf{Irrelevant}$

MM74C93 4-Bit Binary Counter Binary Count Sequence

Count	Output				
	Q_D	Q _C	Q_B	Q_A	
0	L	L	L	L	
1	L	L	L	Н	
2	L	L	Н	L	
3	L	L	Н	Н	
4	L	Н	L	L	
5	L	Н	L	Н	
6	L	Н	Н	L	
7	L	Н	Н	Н	
8	Н	L	L	L	
9	Н	L	L	Н	
10	Н	L	Н	L	
11	Н	L	Н	Н	
12	Н	Н	L	L	
13	Н	Н	L	Н	
14	Н	Н	Н	L	
15	Н	Н	Н	Н	

Output Q_A is connected to input B for binary count sequence.

H = HIGH Level
L = LOW Level
X = Irrelevant

Function Tables

Reset/Count Function Table

Reset Inputs					Out	put	
R ₀₁	R ₀₂	R ₉₁	R ₉₂	Q_D	Q _C	Q _B	Q_A
Н	Н	L	Х	L	L	L	L
Н	Н	X	L	L	L	L	L
X	X	Н	Н	Н	L	L	Н
Х	L	X	L	Count			
L	X	L	X	Count			
L	X	X	L	Count			
X	L	L	Χ	Count			

Reset/Count Function Table

Reset Inputs			Out	put		
R ₀₁	R ₀₂	Q_D Q_C Q_B Q_A				
Н	Н	L L L L				
L	Χ	Count				
Х	L	Count				

Absolute Maximum Ratings(Note 1)

Voltage at Any Pin (Note 1) $-0.3 \mbox{V}$ to $\mbox{V}_{\mbox{CC}}$ +0.3V

Operating Temperature Range (T_A)

Power Dissipation (P_D)

 $\begin{array}{ccc} \text{Dual-In-Line} & 700 \text{ mW} \\ \text{Small Outline} & 500 \text{ mW} \\ \text{Operating V}_{\text{CC}} \text{ Range} & 3\text{V to 15V} \\ \end{array}$

Absolute Maximum V_{CC} 18V Storage Temperature Range (T_S) $-65^{\circ}C$ to +150 $^{\circ}C$ Lead Temperature (T_L) (Soldering, 10 seconds) 260 $^{\circ}C$

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range", they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

DC Electrical Characteristics

Min/Max limits apply across temperature range unless otherwise noted

Symbol	Parameter	Conditions	Min	Тур	Max	Units
CMOS TO	CMOS		l		ı	1
V _{IN(1)}	Logical "1" Input Voltage	V _{CC} = 5V	3.5			V
		V _{CC} = 10V	8.0			V
V _{IN(0)}	Logical "0" Input Voltage	V _{CC} = 5V			1.5	V
		V _{CC} = 10V			2.0	V
V _{OUT(1)}	Logical "1" Output Voltage	$V_{CC} = 5V$, $I_{O} = -10 \mu A$	4.5			V
		$V_{CC} = 10V$, $I_{O} = -10 \mu A$	9.0			V
V _{OUT(0)}	Logical "0" Output Voltage	$V_{CC} = 5V$, $I_{O} = +10 \mu A$			0.5	V
		$V_{CC} = 10V$, $I_{O} = +10 \mu A$			1.0	V
I _{IN(1)}	Logical "1" Input Current	V _{CC} = 15V, V _{IN} = 15V		0.005	1.0	μА
I _{IN(0)}	Logical "0" Input Current	V _{CC} = 15V, V _{IN} = 0V	-1.0	-0.005		μΑ
I _{CC}	Supply Current	V _{CC} = 15V		0.05	300	μΑ
CMOS/LP1	ITL INTERFACE	•	,	U		
V _{IN(1)}	Logical "1" Input Voltage					
	MM74C90, MM74C93	$V_{CC} = 4.75V$	V _{CC} -1.5			V
V _{IN(0)}	Logical "0" Input Voltage					
	MM74C90, MM74C93	$V_{CC} = 4.75V$			0.8	V
V _{OUT(1)}	Logical "1" Output Voltage					
	MM74C90, MM74C93	$V_{CC} = 4.75V$, $I_{O} = -360 \mu A$	2.4			V
V _{OUT(0)}	Logical "0" Output Voltage					
	MM74C90, MM74C93	$V_{CC} = 4.75V$, $I_{O} = -360 \mu A$			0.4	V
OUTPUT D	ORIVE (See Family Characteristics	Data Sheet) (Short Circuit Current)		•		•
I _{SOURCE}	Output Source Current	$V_{CC} = 5V$, $V_{OUT} = 0V$	-1.75	-3.3		mA
	(P-Channel)	$T_A = 25^{\circ}C$				
I _{SOURCE}	Output Source Current	V _{CC} = 10V, V _{OUT} = 0V	-8.0	-15		mA
	(P-Channel)	$T_A = 25^{\circ}C$				
I _{SINK}	Output Sink Current	$V_{CC} = 5V$, $V_{OUT} = V_{CC}$	1.75	3.6		mA
	(N-Channel)	$T_A = 25$ °C				
I _{SINK}	Output Sink Current	$V_{CC} = 10V, V_{OUT} = V_{CC}$	8.0	16		mA
	(N-Channel)	T _A = 25°C				

AC Electrical Characteristics (Note 2) $T_A = 25^{\circ}C$, $C_L = 50$ pF, unless otherwise specified


Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{pd0} , t _{pd1}	Propagation Delay Time	V _{CC} = 5V		200	400	ns
	from A _{IN} to Q _A	V _{CC} = 10		80	150	ns
t _{pd0} , t _{pd1}	Propagation Delay Time from	V _{CC} = 5V		450	850	ns
	A _{IN} to Q _B (MM74C93)	V _{CC} = 10V		160	300	ns
t _{pd0} , t _{pd1}	Propagation Delay Time from	V _{CC} = 5V		450	800	ns
	A _{IN} to Q _B (MM74C90)	V _{CC} = 10V		160	300	ns
t _{pd0} , t _{pd1}	Propagation Delay Time	V _{CC} = 5V		500	1050	ns
	from A _{IN} to Q _C (MM74C93)	V _{CC} = 10		200	400	ns
t _{pd0} , t _{pd1}	Propagation Delay Time from	V _{CC} = 5V		500	1000	ns
	A _{IN} to Q _C (MM74C93)	V _{CC} = 10V		200	400	ns
t _{pd0} , t _{pd1}	Propagation Delay Time from	V _{CC} = 5V		600	1200	ns
	A _{IN} to Q _D (MM74C93)	V _{CC} = 10V		250	500	ns
t _{pd0} , t _{pd1}	Propagation Delay Time from	V _{CC} = 5V		450	800	ns
	A _{IN} to Q _D (MM74C90)	V _{CC} = 10V		160	300	ns
t _{pd0} , t _{pd1}	Propagation Delay Time from	V _{CC} = 5V		150	300	ns
	R_{01} or R_{02} to Q_A , Q_B , Q_C or Q_D	V _{CC} = 10V		75	150	ns
	(MM74C93)					
t _{pd0} , t _{pd1}	Propagation Delay Time from	V _{CC} = 5V		200	400	ns
	R_{01} or R_{02} to Q_A , Q_B , Q_C or Q_D	V _{CC} = 10V		75	150	ns
	(MM74C90)					
t _{pd0} , t _{pd1}	Propagation Delay Time from	V _{CC} = 5V		250	500	ns
	R ₉₁ or R ₉₂ to Q _A or Q _D	V _{CC} = 10V		100	200	ns
	(MM74C90)					
t _{PW}	Min. R ₀₁ or R ₀₂ Pulse Width	V _{CC} = 5V	600	250		ns
	(MM74C93)	V _{CC} = 10V	30	125		ns
t _{PW}	Min. R ₀₁ or R ₀₂ Pulse Width	V _{CC} = 5V	600	250		ns
	(MM74C90)	V _{CC} = 10V	300	125		ns
t _{PW}	Min. R ₉₁ or R ₉₂ Pulse Width	V _{CC} = 5V	500	200		ns
	(MM74C90)	V _{CC} = 10V	250	100		ns
t _r , t _f	Maximum Clock Rise	V _{CC} = 10V			15	μs
	and Fall Time	V _{CC} = 10V			5	μs
t _W	Minimum Clock Pulse Width	V _{CC} = 5V	250	100		ns
		V _{CC} = 10V	100	50		ns
f _{MAX}	Maximum Clock Frequency	V _{CC} = 5V	2			MHz
		V _{CC} = 10V	5			MHz
C _{IN}	Input Capacitance	Any Input (Note 3)		5		pF
C _{PD}	Power Dissipation Capacitance	Per Package (Note 4)		45		pF


Note 2: AC Parameters are guaranteed by DC correlated testing.

Note 4: C_{PD} determines the no load ac power consumption of any CMOS device. For complete explanation see Family Characteristics application note—

Note 3: Capacitance is guaranteed by periodic testing.


AC Test Circuits






Clock rise and fall time $t_{\rm r}=t_{\rm f}=20~{\rm ns}$

Switching Time Waveforms



MM74C90 and MM74C93 are solid line waveforms. Dashed line waveforms are for MM74C90 only.



14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com